

FROM RESEARCH TO INDUSTRY

cea tech

# Automated combination of tolerance and control flow integrity countermeasures against multiple fault attacks on embedded systems

**Thierno Barry**

PhD Candidate in security of Embedded Systems  
at CEA (*the French Atomic Energy Commission*)  
thierno.barry@cea.fr

Damien Couroussé (CEA)

Karine Heydemann (LIP6)

Bruno Robisson (CEA)

2017 European LLVM Developers' Meeting  
March 28, 2017, Saarbrücken, Germany




- Embedded systems have increasingly become critical part of our daily life



- One of the major threats against these systems are physical attacks

### Side Channel Attacks



### Fault Injection Attacks




### Obtain sensitive data

### Bypass protections

### Reverse engineering


- These attacks essentially aim to:



- The security of these systems reveals itself as major concern for both industrials and state organizations

Our work consists in generating codes that are protected against these attacks


- A number of software-based countermeasures against fault attacks already exist



- Each countermeasure is designed to protect against one single attack



- When it comes to protect against several attacks:




- Countermeasures are manually superposed
- Interactions between countermeasures are not considered

And yet


[Regazzoni et al. 2008] and [Luo et al. 2014] have demonstrated that a code protected against fault attacks may become more vulnerable to side channel attacks

## 1 Composition approach

Instead of



We propose



## 2 Compilation approach

Source code



Compiler




Binary code



# Fault Injection Attacks

- A fault may occur at different levels




- Our implemented countermeasure resists against:
  - Multi-fault that lead to skip N instructions
  - Fault that leads to skip W bytes
  - Control flow hijacking

N and W are arguments of our compiler




# Instruction redundancy



“An instruction is idempotent when it can be re-executed several times with always the same result”


## EXAMPLE





## LIMITATIONS

- **How to find free registers at this level**
  - For [Barenghi et al. 2010]  
The number of free registers are known for their implemented AES
  - For [Moro et al. 2014]  
Using the ARM scratch register `r12`
- **Overhead**
  - At least  $\times 4$  for each non-idempotent instruction
  - [Moro et al. 2014] reported  $\times 14$  for `umla1`

- The internal structure of our compiler is



- The internal structure of our compiler is



This pass is modified in such a way that idempotent instructions are the ones privileged during the selection

## EXAMPLE



For the operation:  $a * b + c$

`mul` and `add` are selected instead of `m1a`

`m1a` is not idempotent

But `mul` and `add` can be idempotent if the source and destination registers are different

- The internal structure of our compiler is



This pass is modified to introduce a constraint so that: destinations registers are always different to sources ones

## EXAMPLE


For the operation:  $a = b + c$

instead of having: `add R0, R0, R1`


we have something like: `add R0, R1, R2`  $\xrightarrow{\text{Duplication}}$  `add R0, R1, R2`  
`add R0, R1, R2`

- The internal structure of our compiler is

Modified passes  
 Implemented passes




The role of these passes is to handle instructions that need special treatments



- The internal structure of our compiler is



Modified passes  
 Implemented passes



## Example:

```

add R0, R1, R2
add R0, R1, R2
ldr R3, [R1, #4]
ldr R3, [R1, #4]
    
```





## Advantages:

1. Performance

2. Security

→ to prevent faulting the original and duplicated instruction simultaneously

- The internal structure of our compiler is



The role of this pass is to leave the required distance between redundant instructions to protect against fault models for which the width > size of an instruction

## EXAMPLE

- [Moro et al. 2014]: protects against fault that are  $\geq 32$ -bit of width on an ARM Cortex-M3  
 → 16-bit instructions are disabled → ++ code size
- [Rivière et al. 2015]: successfully injected faults that are = 64-bit of width  
 → Moro et al's solution doesn't work

## Our scheme resists against both of these attack models

- Without disabling 16-bit instructions encoding
- By simply providing the right parameters to our compiler



- Comparison with *Moro et al.*'s result, using the same benchmarks and same architecture
- **Target architecture:** ARM Cortex-M3 **Benchmark :** AES (MiBench) **Size:** bytes

## Performance Evaluation

Opt. flags	Overhead	
	Execution time	size
00	× 1.66	× 2.28
03	× 1.98	× 2.16

Moro et al 2014	
Execution time	Size
× 2.14	× 3.02

### COMPARED TO *Moro et al.*

**Best case:** we are 22% better in execution speed and 25% in code size

**Worst case:** 6% better in execution speed and 26% better in code size

## Security Evaluation

- We successfully resisted against the following models of fault injections
  - ✓ Single fault that skips one instruction
  - ✓ Single fault that skips one W-instruction
  - ✓ N simultaneous faults where each fault skips one instructions
  - ✓ N simultaneous faults where each fault skips W-instructions
  - ✓ Control flow hijacking



Thanks for your attention

**Thierno Barry**

PhD Candidate in Security of Embedded Systems at CEA

[thierno.barry@cea.fr](mailto:thierno.barry@cea.fr)

<http://thiernobarry.fr>

**leti**

Centre de Grenoble  
17 rue des Martyrs  
38054 Grenoble Cedex



**list**

Centre de Saclay  
Nano-Innov PC 172  
91191 Gif sur Yvette Cedex

